Makussu/vendor-reset
1
0
Fork 0
mirror of https://github.com/gnif/vendor-reset.git synced 2026-03-28 13:12:43 +01:00
Code Issues Projects Releases Wiki Activity

[amd] added amdgpu_discovery and initial navi10 setup code

Browse Source
This commit is contained in:
Geoffrey McRae
2020-11-03 00:16:49 +11:00
parent 26e3aca758
commit 2b21a6e3cf
14 changed files with 1857 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
src/amd/common.h
View File

@@ -88,6 +88,11 @@ Place, Suite 330, Boston, MA 02111-1307 USA
__tmp_read; \
})
/* KIQ is only used for SRIOV accesses, we are not targetting these devices so
* we can safely just wrap the defines */
#define WREG32_NO_KIQ WREG32
#define RREG32_NO_KIQ RREG32
/* from smu_cm.c */
/*
* Although these are defined in each ASIC's specific header file.
@@ -144,9 +149,16 @@ enum amd_hw_ip_block_type
#define HWIP_MAX_INSTANCE 8
/* end from amdgpu.h */
#include "amdgpu_gfx.h"
#include "amdgpu_ttm.h"
#include "drm/drm_print.h"
struct amd_fake_dev
{
uint32_t *reg_offset[MAX_HWIP][HWIP_MAX_INSTANCE];
struct amdgpu_gfx gfx;
struct amdgpu_mman mman;
struct device *dev;
struct amd_vendor_private *private;
};
@@ -176,4 +188,4 @@ int amd_common_post_reset(struct vendor_reset_dev *);
int smum_send_msg_to_smc(struct amd_fake_dev *adev, uint16_t msg, uint32_t *resp);
int smum_send_msg_to_smc_with_parameter(struct amd_fake_dev *adev, uint16_t msg, uint32_t parameter, uint32_t *resp);
#endif
#endif